Abstract-An analog data acquisition system typically consists of an analog multiplexor followed by an analog to digital (A/D) converter.
I. INTRODUCTION
Analog data acquisition is a function of many microprocessor systems. Typically the part of the system which does the analog data acquisition uses an analog multiplexor which (under microprocessor control) selects one of the analog inputs and This method of analog data acquisition is perfectly acceptable for most applications. There are, however, some problems associated with the analog multiplexor, which normally consists of an array of analog semiconductor switches [21. It is the purpose of this correspondence to explore the ramifications of doing the multiplexing function in the digital domain and of using the microprocessor to replace the hardwired control logic which resides in the typical A/D converter.
II. ELIMINATION OF ANALOG MULTIPLEXOR
A/D conversion can be accomplished in many ways [ (1. At the black box level, an A/D converter partitions the analog input space into n contiguous disjoint subspaces. It further makes a decision as to which of these subspaces the current value of the input variable resides in. It then outputs a digital code which uniquely identifies that subspace.
If the input signal could change significantly in the time required to do the A/D conversion, then it would be necessary to include a sample-and-hold circuit to freeze the signal level applied to the A/D converter. However, if the signal can not change significantly during the conversion time (a thermistor output for instance), then the sample-and-hold is not required [3] . IV. CONVERSION STRATEGIES Numerous conversion strategies are possible with the microprocessor in full control of the conversion process. Aside from the adaptive strategies alluded to above, there are several other ways to convert n inputs to b bits each. Two of these possibilities will now be explored.
It would seem that there might be some strategy which would allow simultaneous searching of all the inputs in parallel, and indeed there is. The entire set of possible input levels can be exhaustively searched (e.g., from lowest to highest), and an interrupt to the microprocessor can be generated whenever a correct match occurs.
The hardware to accomplish this is shown in Fig. 1 . The function of the comparator output gates is to disable the output of each comparator after if has caused an interrupt. Once the output of a comparator becomes true, it will remain so until the end of that search cycle. This would interfere with the processing of other comparator outputs if the comparator gates were not used. The details of the comparator output gate are given in Fig. 2 . Now let us estimate the time required to do a conversion using this technique. First, 2 b -1 different analog levels must be generated to do an exhaustive linear search of the input space. Then, for each interrupt (potentially n of them) n comparator outputs must be tested. Thus, the time required for conversion varies roughly as 2 b + n2. This algorithm was programmed using an arbitrarily chosen instruction set and it was found that the execution time (number of instructions) was t = 6(2b -1) +n(4n + 6).
(1) time to convert n inputs will be roughly proportional to nb. The successive approximation algorithm was also programmed (using the same instruction set as before) and the execution time was found to be t = n (9b + 5).
(2) The superiority of the successive approximation algorithm under almost any conceivable conditions is perhaps best shown by plotting (1) and (2). This has been done in Fig. 3 for the case of 4 bit conversion. For larger numbers of bits, the superiority of the successive approximation algorithm becomes increasingly evident. The plot covers the only region where the interrupt driven system even approaches the performance of the binary search method. It would in principle be possible to do a vectored interrupt such that each time an interrupt occurred it would not be necessary to exhaustively search to see which input caused the interrupt. Unfortunately, for nontrivial numbers of inputs an undesirable amount of hardware would be required to accomplish this. Furthermore, the possible occurrence of simultaneous interrupts from multiple inputs makes the problem even thornier. For these reasons vectored interrupts are. excluded from further consideration.
V. CONCLUSION
The advantages of using a digital multiplexor are that, contrary to an analog multiplexor, it does not degrade the fidelity of the conversion process. Conversion time is not increased if a successive approximation algorithm is used in the A/D conversion process. The required replication of comparators need not be a system disadvantage, because they can replace operational amplifiers which would otherwise be used as analog output buffers.
Given that a microprocessor is used to directly control the conversion process, several conversion strategies have been analyzed. Although an interrupt driven approach might, at first glance, seem to be attractive, analysis shows that successive approximation is a superior strategy. In special cases such as narrow-bandwidth inputs, or inputs requiring differing degrees of resolution, tailoring the search to the input parameters could be of benefit. This aspect of the situation has not yet been analyzed in detail. Design of Dependent-Failure-Tolerant Microcomputer System Using Triple-Modular Redundancy MICHITAKA KAMEYAMA AND TATSUO HIGUCHI Abstract-Microcomputer system reliability using triple-modular redundancy (TMR) is discussed when failures exist not only in any single module but also in any two or three modules at a time. The optimal time interval is calculated by which the system will even be resynchronized periodically so that additional transient failures can be tolerated. It is .shown that in spite of the optimal resynchronization, the reliability of the system cannot be improved by the ordinary TMR under some dependent-failures. For the purpose of eliminating the effect of dependent-failures, a new fault-tolerant microcomputer system is proposed where a program is executed three times by three CPU's.
I. INTRODUCTION
As microprocessors are finding a wide variety of applications, they are sometimes being used in critical applications where external environment cannot be controlled precisely. In these environments, the correct operation of the microcomputer system in the presence of failures is increasingly important [(11, [2] . In order to increase the reliability of digital systems, Fig. 1 shows a typical microcomputer system based on TMR. The system consists of three CPU's and memory containing programs and data. Data, address, and control outputs of each CPU are connected to memory or I/O ports through majority voters. Resynchronization of triplicated CPU's is started periodically by the interrupt of the timer output.
II. RELIABILITY ANALYSIS OF THE TMR NETWORK UNDER DEPENDENT-FAILURES
For simplicity, the following assumptions are made. 1) The reliability of memory and I/O subsystems can be perfect by another technique such as error-correcting codes.
2) Only transient failures occur in the system. In order to define the parameters which express the degree of dependent-failures, the interrelationship of failures between triplicated modules is modeled as shown in Fig. 2 
